

DMOS Double-Balanced Mixers



The Si8901 Ring Demodulator/Balanced Mixer offers significant improvements for RF mixer application where low third order harmonic distortion has been a problem. Combining matching with very low junction capacitance, (< 3 pF), low on-resistance (30 Ω) and very high off-resistance (> 10⁹ Ω), the Si8901 accepts an RF and a local oscillator (LO) input and provides a high fidelity IF output with typical conversion loss of -8 dB at frequencies up to 200 MHz. Available in an 8-pin TO-78 and SO-14 package, this device is specified over -55 to 125°C temperature range.

SIMILAR PRODUCTS



- Chips, order Si8901CHP

PART NUMBER	PACKAGE	V(BR)DS MIN (V)	VGS(th) MAX (V)	rds(ON) MAX (Ω)
Si8901A	TO-78	15	2.0	70
Si8901CY	SO-14	15	2.0	70

TOP VIEW



BOTTOM VIEW



ABSOLUTE MAXIMUM RATINGS (TA = 25 °C unless otherwise noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	SILICONIX LIMIT	UNITS
Gate-Source, Gate-Drain Voltage	VGS, VGD	Si8901A 30/-22.5	V
Drain-Substrate, Source-Substrate Voltage	VDB, VSB	22.5	
Drain-Source Voltage	VDS	15	
Gate-Substrate Voltage 1	VGB	30/-0.3	30/-0.3
Drain Current	ID	50	mA
Power Dissipation (Package)	PD	500	mW
Power Derating		5	mW/°C
Operating Junction Temperature	TJ	-55 to 125	°C
Storage Temperature	Tstg	-65 to 150	°C
Lead Temperature (1/16" from case for 10 seconds)	TL	300	°C

1These devices feature an internal Zener protected gate.

ELECTRICAL CHARACTERISTICS¹

PARAMETER	SYMBOL	TEST CONDITIONS	TYP 2	SI8901A		SI8901CY		UNIT
				MIN	MAX	MIN	MAX	
STATIC								
Drain-Source Breakdown Voltage	V _{(BR)DS}	V _{GS} = V _{BS} = -5 V, I _D = 10 nA	30	15		15		V
Source-Drain Breakdown Voltage	V _{(BR)SD}	V _{GD} = V _{BD} = -5 V, I _S = 10 nA	22	15		15		V
Drain-Substrate Breakdown Voltage	V _{(BR)DB}	V _{GB} = 0 V I _D = 10 nA	35	22.5		22.5		V
Source-Substrate Breakdown Voltage	V _{(BR)SB}	V _{GB} = 0 V I _S = 10 nA	35	22.5		22.5		V
Drain-Source Leakage	I _{DS} (OFF)	V _{GS} = V _{BS} = -5 V, V _{DS} = 15 V	0.7					nA
Source-Drain Leakage	I _{SD} (OFF)	V _{GD} = V _{BD} = -5 V, V _{SD} = 15 V	0.8					nA
Gate Leakage	I _{GBS}	V _{DB} = V _{SB} = 0 V, V _{GB} = 30 V	0.01		2		2	μA
Threshold Voltage	V _{GS} (th)	V _{DS} = V _{GS} = V _{GS(th)} , I _S = 1 μA V _{SB} = 0 V	0.7	0.1	2	0.1	2	V
Drain-Source On-Resistance	r _{DS} (ON)	V _{GS} = 5 V	60		75		75	Ω
		I _D = 10 mA V _{GS} = 10 V	40					
		V _{SB} = 0 V	33					
		V _{GS} = 20 V	29					
Resistance Match		I _D = 10 mA, V _{SB} = 0 V V _{GS} = 5 V	1		7		7	

NOTES: 1. TA = 25 °C unless otherwise noted.
2. For design aid only, not subject to production testing.




Figure 1